## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,981	10/31/2003	Meir Avraham	246/194	8963
71511 MARK M. FRI	7590 12/26/2007 EDMAN	EXAMINER		
C/O DISCOVE	Y DISPATCH, 9003 FI	BRITT, CYNTHIA H		
UPPER MARLBORO, MD 20772			ART UNIT	PAPER NUMBER
		2117		
			MAIL DATE	DELIVERY MODE
			12/26/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	D
YS,	
cation.	
ts is	
ent.	
21(d). 2.	
	ļ

		Application No.	Applicant(s)
		10/697,981	AVRAHAM, MEIR
	Office Action Summary	Examiner	Art Unit
		Cynthia Britt	2117
Period for	The MAILING DATE of this communication ap	pears on the cover sheet	with the correspondence address
A SHOI WHICH - Extension after SIX - If NO per - Failure S	RTENED STATUTORY PERIOD FOR REPLEVER IS LONGER, FROM THE MAILING Dons of time may be available under the provisions of 37 CFR 1. K (6) MONTHS from the mailing date of this communication. Eriod for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statutly received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMU  136(a). In no event, however, may will apply and will expire SIX (6) No e, cause the application to become	NICATION.  y a reply be timely filed  MONTHS from the mailing date of this communication.  E ABANDONED (35 U.S.C. § 133).
Status			
2a)□ T 3)□ S	tesponsive to communication(s) filed on <u>24 States</u> his action is <b>FINAL</b> . 2b)⊠ This ince this application is in condition for allowablesed in accordance with the practice under the p	s action is non-final.  Ince except for formal m	·
Disposition	n of Claims		
5)	laim(s) <u>2,3,6-8,10-23,26-30,32-38,40-42 and</u> a) Of the above claim(s) is/are withdrawith the staim(s) is/are allowed. claim(s) is/are rejected. claim(s) is/are objected to. claim(s) <u>2,3,6-8,10-23,26-30,32-38,40-42 and</u>	wn from consideration.	
Application	n Papers		
10)□ TI A R	ne specification is objected to by the Examinate drawing(s) filed on is/are: a) acceptant may not request that any objection to the eplacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examination is objected to be a continuous in the Examination is objected to be a continuous in the Examination is objected to be a continuous in the Examination is objected to be a continuous in the Examination is objected to be a continuous in the Examination is objected to be a continuous in the Examination is objected to be a continuous in the Examination is objected to be a continuous in the co	cepted or b) objected or by objected or by objected or by objected in abeation is required if the draw	yance. See 37 CFR 1.85(a). ing(s) is objected to. See 37 CFR 1.121(d).
Priority un	der 35 U.S.C. § 119		,
12)	cknowledgment is made of a claim for foreign All b) Some * c) None of:  . Certified copies of the priority document.  Certified copies of the priority document.  Copies of the certified copies of the priority document application from the International Bureate the attached detailed Office action for a list	ts have been received. ts have been received in ority documents have been (PCT Rule 17.2(a)).	n Application No en received in this National Stage
Attachment(s	s)		
2) Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO/SB/08)	Paper	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application

Paper No(s)/Mail Date \_\_\_\_\_.

6) Other: \_\_\_\_.

10/697,981 Art Unit: 2117

## **DETAILED ACTION**

## Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 18-22, 37, and 46, drawn to a method of assembling and testing a specific circuit arrangement, classified in class 714, subclass 718.
- II. Claims 23, 38, and 47, drawn to a device containing a specific circuit arrangement, classified in class 714, subclass 718.
- III. Claims 2-3, 6-8,10-12, 14-17, 29, 36, 40, 44, and 45, drawn to a method of assembling and testing a specific circuit arrangement, classified in class 714, subclass 734.
- IV. Claims 26-28, drawn to a method of assembling and testing a specific circuit arrangement, classified in class 714, subclass 718.
- V. Claims32-35 and 42, drawn to a method of assembling and testing a specific circuit arrangement, classified in class 714, subclass 718.
- VI. Claims 30 and 41, drawn to a method of assembling and testing a specific circuit arrangement, classified in class 714, subclass 718.

The inventions are distinct, each from the other because of the following reasons:

Inventions Group I and Group II are directed to related method and device for testing memory. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are

10/697,981

Art Unit: 2117

mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group II requires a volatile memory to be fabricated on a separate chip and the CPU is only required to be connected to one of the memories where in Group I the CPU is required to be connected to the nonvolatile memory chip but the volatile memory chip is not required to be separate. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group I and Group III are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group I requires the CPU to be connected to the nonvolatile memory chip but the volatile memory chip is not required to be separate where Group III requires the CPU to be operably connected to both the volatile memory and the nonvolatile and also requires the CPU to be tested. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group I and Group IV are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially

10/697,981

**Art Unit: 2117** 

different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group I requires the CPU to be connected to the nonvolatile memory chip but the volatile memory chip is not required to be separate where Group IV requires all the chips to be connected to each other which would include the nonvolatile memory to be connected to the volatile memory. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group I and Group V are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group I requires the CPU to be connected to the nonvolatile memory chip but the volatile memory chip is not required to be separate where Group V requires that the CPU is connected to both the volatile and nonvolatile memory but only one of the memories are required to be tested. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

10/697,981 Art Unit: 2117

Inventions Group I and Group VI are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group I requires the CPU to be connected to the nonvolatile memory chip but the volatile memory chip is not required to be separate where Group VI requires only a CPU connected to a volatile memory and nonvolatile memory is not required. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group II and Group III are directed to related method and device for testing memory. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group II requires a volatile memory to be fabricated on a separate chip and the CPU is only required to be connected to one of the memories where in Group III requires the CPU to be operably connected to both the volatile memory and the nonvolatile and also requires the CPU to be tested. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

10/697,981

Art Unit: 2117

Inventions Group II and Group IV are directed to related method and device for testing memory. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group II requires a volatile memory to be fabricated on a separate chip and the CPU is only required to be connected to one of the memories where in Group IV requires all the chips to be connected to each other which would include the nonvolatile memory to be connected to the volatile memory. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group II and Group V are directed to related method and device for testing memory. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group II requires a volatile memory to be fabricated on a separate chip and the CPU is only required to be connected to one of the memories where in Group V requires that the CPU is connected to both the volatile and nonvolatile memory but only one of the memories are required to

10/697,981

**Art Unit: 2117** 

be tested. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group II and Group VI are directed to related method and device for testing memory. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group II requires a volatile memory to be fabricated on a separate chip and the CPU is only required to be connected to one of the memories where Group VI requires only a CPU connected to a volatile memory and nonvolatile memory is not required. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group III and Group IV are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group III requires the CPU to be operably connected to both the volatile memory and the nonvolatile and also requires the CPU to be tested Group IV requires all the chips to be connected to each other which would include the nonvolatile memory to be connected

10/697,981

**Art Unit: 2117** 

to the volatile memory. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group III and Group V are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group III requires the CPU to be operably connected to both the volatile memory and the nonvolatile and also requires the CPU to be tested Group V requires that the CPU is connected to both the volatile and nonvolatile memory but only one of the memories are required to be tested. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group III and Group VI are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group III requires the CPU to be operably connected to both the volatile memory and the

10/697,981

**Art Unit: 2117** 

nonvolatile and also requires the CPU to be tested and Group VI requires only a CPU connected to a volatile memory and nonvolatile memory is not required. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group IV and Group V are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group IV requires all the chips to be connected to each other which would include the nonvolatile memory to be connected to the volatile memory and Group V requires that the CPU is connected to both the volatile and nonvolatile memory but only one of the memories are required to be tested. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group IV and Group VI are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group

10/697,981 Art Unit: 2117

IV requires all the chips to be connected to each other which would include the nonvolatile memory to be connected to the volatile memory and Group VI requires only a CPU connected to a volatile memory and nonvolatile memory is not required. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Inventions Group V and Group VI are directed to related method of assembling and testing an electronic device. The related inventions are distinct if the (1) the inventions as claimed are either not capable of use together or can have a materially different design, mode of operation, function, or effect; (2) the inventions do not overlap in scope, i.e., are mutually exclusive; and (3) the inventions as claimed are not obvious variants. See MPEP § 806.05(j). In the instant case, the inventions as claimed Group V requires that the CPU is connected to both the volatile and nonvolatile memory but only one of the memories are required to be tested and Group VI requires only a CPU connected to a volatile memory and nonvolatile memory is not required. Furthermore, the inventions as claimed do not encompass overlapping subject matter and there is nothing of record to show them to be obvious variants.

Because these inventions are independent or distinct for the reasons given above and there would be a serious burden on the examiner if restriction is not required because the inventions have acquired a separate status in the art in view of their different classification, restriction for examination purposes as indicated is proper.

Because these inventions are independent or distinct for the reasons given above and there would be a serious burden on the examiner if restriction is not required

10/697,981

. .

**Art Unit: 2117** 

because the inventions require a different field of search (see MPEP § 808.02), restriction for examination purposes as indicated is proper.

Applicant is advised that the reply to this requirement to be complete must include (i) an election of a species or invention to be examined even though the requirement be traversed (37 CFR 1.143) and (ii) identification of the claims encompassing the elected invention.

The election of an invention or species may be made with or without traverse. To reserve a right to petition, the election must be made with traverse. If the reply does not distinctly and specifically point out supposed errors in the restriction requirement, the election shall be treated as an election without traverse.

Should applicant traverse on the ground that the inventions or species are not patentably distinct, applicant should submit evidence or identify such evidence now of record showing the inventions or species to be obvious variants or clearly admit on the record that this is the case. In either instance, if the examiner finds one of the inventions unpatentable over the prior art, the evidence or admission may be used in a rejection under 35 U.S.C.103(a) of the other invention.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cynthia Britt whose telephone number is 571-272-3815. The examiner can normally be reached on Monday - Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques can be reached on 571-272-6962. The fax phone

10/697,981

**Art Unit: 2117** 

number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Cynthia Britt

Primary Examiner

Art Unit 2117